The proposed reduced noise amplifier style and design is usually accomplished in 45nm CMOS technologies. The LNA comprises twelve transistors, but using the least range of transistors throughout the style will probably be practical for lowering the ability intake and parasitic effects. PIN diode